

# Intel® High Definition Audio Specification

## Document Change Notification

Date: December 8, 2005  
Company: Intel Corporation  
Address: 1900 Prairie City Rd.  
City: Folsom State: CA  
Country: USA Zip: 95630

Change Identification: **DCN No: HDA017-A**  
Document Revision: Intel® High Definition Audio 1.0

This document discloses changes to the Intel® High Definition Audio Specification and all information contained herein is provided under the terms of the "AZALIA" SPECIFICATION DEVELOPMENT AGREEMENT" also known as Intel® High Definition Audio Specification Developer Agreement, and all the terms of such agreement, including the confidentiality provisions, shall apply to this disclosure.

### Title: Clarification of CORB & RIRB Size Read/Write requirement

#### Brief description of the functional changes:

The definition in the HD Audio specification requires that the CORBSIZE and RIRBSIZE fields of the CORB & RIRB size registers be Read/Write, even though the controller is only required to support one size. When only one size is implemented, then the capability to write the size register is not possible.

#### Current Definitions:

##### 3.3.24 Offset 4Eh: CORBSIZE – CORB Size

Length: 1 byte

Table 1. CORB Size

Bit	Type	Reset	Description	
7:4	RO	Imp.Dep	<b>CORB Size Capability (CORBSZCAP):</b> A bit mask indicating the sizes of the CORB supported by the controller.	
			Bits [7:4]	CORB Size
			0001	8 B = 2 entries
			0010	64 B = 16 entries
			0100	1024 B = 256 Entries
1000	<i>Reserved</i>			
			This is implemented as a bit mask; for example, if the controller supported two entries and 256 entries, this register would have a value of 0101b.	
3:2	RsvdP	0	<i>Reserved</i>	

Bit	Type	Reset	Description	
1:0	RW	Imp.Dep	<b>CORB Size (CORBSIZE):</b> The setting of the register determines when the address counter in the DMA controller will wrap around.	
			Bits [1:0]	CORB Size
			00	8 B = 2 entries
			01	64 B = 16 entries
			10	1 KB = 256 entries
			11	<i>Reserved</i>

...

### 3.3.31 Offset 5Eh: RIRBSIZE – RIRB Size

Length: 1 byte

**Table 2. RIRB Size**

Bit	Type	Reset	Description	
7:4	RO	Imp.Dep	<b>RIRB Size Capability (RIRBSZCAP):</b> A bit mask identifying the possible sizes of the RIRB.	
			Bits [7:4]	RIRB Size
			0001	16 B = 2 entries
			0010	128 B = 16 entries
			0100	2048 B = 256 Entries
			1000	<i>Reserved</i>
			This implemented as a bit mask; for example, if the controller supported two entries and 256 entries, this register would be Read Only 0101b.	
3:2	RsvdP	0	<i>Reserved</i>	
1:0	RW	Imp.Dep	<b>RIRB Size (RIRBSIZE):</b> The setting of the register determines when the address counter in the DMA controller will wrap around.	
			Bits [1:0]	RIRB Size
			00	16 B = 2 entries
			01	128 B = 16 entries
			10	2 KB = 256 entries
			11	<i>Reserved</i>
			This value must not be changed when the RIRB DMA engine is enabled.	

**New Definition:**

**3.3.24 Offset 4Eh: CORBSIZE – CORB Size**

Length: 1 byte

**Table 3. CORB Size**

Bit	Type	Reset	Description										
7:4	RO	Imp.Dep	<p><b>CORB Size Capability (CORBSZCAP):</b> A bit mask indicating the sizes of the CORB supported by the controller.</p> <table border="1"> <thead> <tr> <th>Bits [7:4]</th> <th>CORB Size</th> </tr> </thead> <tbody> <tr> <td>0001</td> <td>8 B = 2 entries</td> </tr> <tr> <td>0010</td> <td>64 B = 16 entries</td> </tr> <tr> <td>0100</td> <td>1024 B = 256 Entries</td> </tr> <tr> <td>1000</td> <td><i>Reserved</i></td> </tr> </tbody> </table> <p>This is implemented as a bit mask; for example, if the controller supported two entries and 256 entries, this register would have a value of 0101b.</p> <p>There is no requirement to support more than one CORB Size.</p>	Bits [7:4]	CORB Size	0001	8 B = 2 entries	0010	64 B = 16 entries	0100	1024 B = 256 Entries	1000	<i>Reserved</i>
Bits [7:4]	CORB Size												
0001	8 B = 2 entries												
0010	64 B = 16 entries												
0100	1024 B = 256 Entries												
1000	<i>Reserved</i>												
3:2	RsvdP	0	<i>Reserved</i>										
1:0	RW or RO if only one size supported	Imp.Dep	<p><b>CORB Size (CORBSIZE):</b> The setting of the register determines when the address counter in the DMA controller will wrap around.</p> <table border="1"> <thead> <tr> <th>Bits [1:0]</th> <th>CORB Size</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>8 B = 2 entries</td> </tr> <tr> <td>01</td> <td>64 B = 16 entries</td> </tr> <tr> <td>10</td> <td>1 KB = 256 entries</td> </tr> <tr> <td>11</td> <td><i>Reserved</i></td> </tr> </tbody> </table> <p>Setting this field to an unsupported size will produce unspecified results. When only one CORB Size is supported it is permissible to make this field Read Only (RO).</p>	Bits [1:0]	CORB Size	00	8 B = 2 entries	01	64 B = 16 entries	10	1 KB = 256 entries	11	<i>Reserved</i>
Bits [1:0]	CORB Size												
00	8 B = 2 entries												
01	64 B = 16 entries												
10	1 KB = 256 entries												
11	<i>Reserved</i>												

• • •

**3.3.31 Offset 5Eh: RIRBSIZE – RIRB Size**

Length: 1 byte

**Table 4. RIRB Size**

Bit	Type	Reset	Description										
7:4	RO	Imp.Dep	<p><b>RIRB Size Capability (RIRBSZCAP):</b>                      A bit mask identifying the possible sizes of the RIRB.</p> <table border="1"> <thead> <tr> <th>Bits [7:4]</th> <th>RIRB Size</th> </tr> </thead> <tbody> <tr> <td>0001</td> <td>16 B = 2 entries</td> </tr> <tr> <td>0010</td> <td>128 B = 16 entries</td> </tr> <tr> <td>0100</td> <td>2048 B = 256 Entries</td> </tr> <tr> <td>1000</td> <td><i>Reserved</i></td> </tr> </tbody> </table> <p>This implemented as a bit mask; for example, if the controller supported two entries and 256 entries, this register would be Read Only 0101b.</p> <p>There is no requirement to support more than one RIRB Size.</p>	Bits [7:4]	RIRB Size	0001	16 B = 2 entries	0010	128 B = 16 entries	0100	2048 B = 256 Entries	1000	<i>Reserved</i>
			Bits [7:4]	RIRB Size									
			0001	16 B = 2 entries									
			0010	128 B = 16 entries									
			0100	2048 B = 256 Entries									
1000	<i>Reserved</i>												
3:2	RsvdP	0	<i>Reserved</i>										
1:0	RW	Imp.Dep	<p><b>RIRB Size (RIRBSIZE):</b> The setting of the register determines when the address counter in the DMA controller will wrap around.</p> <table border="1"> <thead> <tr> <th>Bits [1:0]</th> <th>RIRB Size</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>16 B = 2 entries</td> </tr> <tr> <td>01</td> <td>128 B = 16 entries</td> </tr> <tr> <td>10</td> <td>2 KB = 256 entries</td> </tr> <tr> <td>11</td> <td><i>Reserved</i></td> </tr> </tbody> </table> <p>This value must not be changed when the RIRB DMA engine is enabled.</p> <p>Setting this field to an unsupported size will produce unspecified results. When only one RIRB Size is supported it is permissible to make this field Read Only (RO).</p>	Bits [1:0]	RIRB Size	00	16 B = 2 entries	01	128 B = 16 entries	10	2 KB = 256 entries	11	<i>Reserved</i>
			Bits [1:0]	RIRB Size									
			00	16 B = 2 entries									
			01	128 B = 16 entries									
			10	2 KB = 256 entries									
11	<i>Reserved</i>												